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The advent of microcomputers in the 1970s has dramatically changed our society. Since 
then, microprocessors have been made almost exclusively from silicon, but the 
ever-increasing demand for higher integration density and speed, lower power 
consumption and better integrability with everyday goods has prompted the search for 
alternatives. Germanium and III-V compound semiconductors are being considered 
promising candidates for future high-performance processor generations [1] and chips 
based on thin-film plastic technology [2] or carbon nanotubes [3] could allow for 
embedding electronic intelligence into arbitrary objects for the Internet-of-Things. 
Here, we present a 1-bit implementation of a microprocessor using a two-dimensional 
semiconductor – molybdenum disulfide. The device can execute user-defined programs 
stored in an external memory, perform logical operations and communicate with its 
periphery. Importantly, our 1-bit design is readily scalable to multi-bit data. The device 
consists of 115 transistors and constitutes the most complex circuitry so far made from a 
two-dimensional material. 
Two-dimensional (2D) materials, such as semiconducting transition metal 
dichalcogenides (TMDs) [4, 5], black phosphorus [6], silicence [7] and others, are 
considered promising candidates for future generations of electronic circuits. Although it 
is currently not foreseen that 2D materials will replace silicon for mainstream digital 
electronics in the mid-term future, they offer a number of interesting properties that could 
lead to novel applications. Their ultrathin channel thickness provides improved 
electrostatic gate control and reduced short-channel effects [8, 9], which ultimately results 
in better geometric scaling behavior [10] and less power consumption. 2D semiconductors 
are also one of the leading candidates to enable tunnel field-effect transistors [11, 12], 
working with sub-threshold swing below 60 mV per decade and thus low supply voltage. 
Together, with their high mechanical flexibility and stability, optical transparency, and 
excellent optoelectronic properties [13], this could lead to energy efficient and flexible 
electronics [14–16]. 
The field of TMD-based electronics has progressed enormously during the past few 
years. Soon after the first realizations of bulk [17, 18] and monolayer [6] field-effect 
transistors (FETs), basic electronic circuits were demonstrated [19, 20]. Both n-type 
  
(NMOS) [19, 20, 21] and complementary (CMOS) [22, 23] metal-oxide-semiconductor 
technologies have been developed and a good understanding of the FET device physics 
has been gained [24–26]. The work on devices has been paralleled by the development of 
growth techniques [27–30] for the large-scale fabrication of TMD films with good 
uniformity over the size of a wafer [30] and the development of technologies for 
transferring 2D materials onto bendable substrates [14–16]. Nevertheless, due to the 
plethora of challenges being faced in large-scale integration, previous work has so far been 
restricted to applications consisting of only a few transistors and with limited 
functionality. These challenges range from the necessity to match voltage levels and 
achieve high noise margins in cascaded logic stages to stringent requirements on device 
uniformity over millimeter size dimensions. In this work, we demonstrate the feasibility of 
using a 2D semiconductor to realize a complex digital circuit – a microprocessor. 
 
Figure 1| Microprocessor architecture. (a) Block diagram, showing the arithmetic logic unit (ALU) 
with inputs A and B, accumulator (AC), control unit (CU), instruction register (IR), output register 
(OR), and program counter (PC). Enable signals (EA and EO) and operation selection code (A/O) are 
supplied by the CU to the respective subunits. CLK signal generation and memory are 
implemented off-chip. (b) Timing diagram for the Nth instruction cycle. During the FETCH sequence 
the content of the memory is loaded into the IR and the address, stored in the PC, is increased. 
During the EXE sequence the command, stored in the IR, is executed. (c) Instruction set of the 
microprocessor. NOP is the no-operation instruction; LDA transfers data from the memory into the 
AC; AND and OR perform logical operations. 
 
Figure 1a depicts the architectural block diagram of our microprocessor. For 
demonstration purposes, we minimized transistor count and thus realized a device that 
operates on single-bit data only. We stress that this is not a fundamental limitation and the 
device is readily scalable to N-bit data, loosely speaking by connecting N of our devices in 
parallel. Although we reduced the architecture of our device to the essentials, it comprises 
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all basic building blocks that are common to most microprocessors. In particular, these are: 
(i) An arithmetic-logic unit (ALU), that forms the heart of the processor and is, in general, 
capable of performing basic arithmetic and logical operations. For simplicity, we have 
implemented here only logical conjunction and disjunction operations. (ii) An accumulator 
(AC), which holds one of the operands to be supplied to the ALU. (iii) An instruction 
register (IR), that stores the content of the program memory currently being executed, 
where the most significant two bits contain the instruction itself and the third bit contains 
the data. (Although we retrieve the data directly from the program memory, our device 
can also process data stored in a separate data memory (Harvard architecture). In this case, 
the IR is supplied with an address that points to the data memory content, which is then 
placed on the bus.) (iv) A control unit (CU), that receives as input the instruction code from 
the IR and orchestrates all resources by enabling components to access the internal bus via 
the control signals EA and EO. A/O conveys to the ALU the operation selection code 
(conjunction, A/O = 0; disjunction, A/O = 1). (v) A program counter (PC), which supplies the 
memory with the address of the active instruction. (vi) An output register (OR), that allows 
the processor to transfer the results of a calculation to the output port. The memory is, as 
usual, implemented off-chip. 
Figure 1b depicts the timing diagram of the device, using three clock (CLK) signals. 
The execution of each instruction occurs in two sequences – a FETCH sequence, followed 
by an execute (EXE) sequence. The FETCH sequence consists of two phases: in a first 
phase, the content of the external memory (at the address stored in the PC) is loaded into 
the IR; the PC is then incremented in a second step. During the EXE sequence, which is 
implemented here in a single phase, the microprocessor decodes and executes the 
command stored in the IR. This cycle is repeated continuously. Each phase is triggered by 
a CLK signal (CLK1, phase 1; CLK2, phase 2; CLK3, phase 3). In order to be flexible in terms 
of clock rate and timing, we generated the CLK signals externally; an on-chip 
implementation, however, is straightforward. Figure 1c summarizes the instruction set 
that we have implemented. The instructions are encoded with two bits; some of them are 
followed by one bit of data. The no-operation (NOP) instruction has no effect other than to 
increase the PC. LDA allows the transfer of data from the memory into the AC. AND and 
OR perform logical conjunction and disjunction operations, respectively. 
It is instructive to consider a simple example. The program fragment 
      Address Mnemonic  OpCode 
0   LDA 0   010 
1   AND 1   101 
transfers in a first step, triggered by CLK1, the bit sequence 010 from the memory into the 
IR. CLK2 then increases the PC and the next instruction becomes available, but is not 
loaded into the IR yet. Triggered by CLK3, the CU then signals the AC (EA = 1) to receive 
the data (0) from the IR via the internal bus. With the next CLK1 signal, the content of the 
IR is updated (IR = 101), and the CU enables the ALU to perform a logical conjunction 
  
operation (A/O = 0) between the data on the bus (1) and that stored in the AC during the 
previous instruction. Triggered by CLK3, the result of this operation (0) is finally written 
into the OR (EO = 1). 
 We now come to the actual device implementation using a 2D semiconductor. Our 
microprocessor was fabricated in gate-first technology on a silicon wafer with 
280-nm-thick silicon dioxide. The substrate fulfills no other function than acting as a 
carrier medium and could thus be replaced by glass or any other material, including 
flexible substrates. We fabricated 18 devices per wafer, with FET channels made from 
chemical vapor deposition (CVD) grown large-area bilayer MoS2 films. Two Ti/Au metal 
layers were used to interconnect the transistors and Al2O3 was used as gate oxide. A 
detailed description of the device fabrication steps can be found in the Methods section. 
Subunits, such as e.g. the ALU or the IR, were provided with metal pads for individual 
testing in a wafer probe station. All subunits were eventually bonded together and the 
sample was placed back into the probe chamber, where it remained in vacuum for final 
testing of the complete circuit. 
 
Figure 2| Characterization of MoS2 transistors and inverter. (a) Schematic drawing of an inverter 
circuit (top) and an individual MoS2 transistor (bottom) in gate-first technology. (b) Transfer 
characteristics of load (!/! = 45/2) and pull-down (!/! = 7/5) transistors. (c) Output characteristic 
for gate voltages between 1 and 5 V (in 1 V steps). (d) NMOS inverter circuit schematic. (e) 
Graphical construction to determine the output voltage !!"# of an inverter for a given input 
voltage !!". The blue symbols show the load curve and the red lines are the output characteristics 
of the pull-down transistor (in 0.25 V steps). The intersection point of both curves determines !!"#. 
(f) The solid line shows the measured voltage transfer characteristic of an inverter. By mirroring 
this curve (dashed line) a “butterfly plot” is obtained, from which !" can be extracted by nesting 
the largest possible square in the grey shaded area. 
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Figure 2a (bottom) shows a schematic drawing of a so-obtained MoS2 FET. The 
devices exhibit a field-effect mobility of ~3 cm2/Vs, a threshold voltage !! of  ~0.65 V, an 
on/off ratio of ~108, and uniform behavior over a ~50 mm2 area over the wafer (see 
Supplementary Information). The circuit is based on the NMOS logic family, where both 
pull-up (load) and pull-down networks were realized using n-type enhancement mode 
FETs. The implementation of an inverter (see circuit schematic in Figure 2d) using this 
logic family is shown in Figure 2a (top). A careful design of the !/!-ratios, where ! and ! denote the width and length of the FET channels, is crucial, as it determines the 
switching threshold and thus the ability to cascade logic stages. !/!-ratios of the pull-up 
and pull-down transistors were made 45/2 (µm/µm) and 7/5, respectively. As 
demonstrated in the Supplementary Information, the asymmetric design results in 
improved switching performance as opposed to a symmetric design. Logic NAND gates 
with !  inputs were implemented by connecting !  pull-down transistors with !/! = (!×7)/5 in series. The processor was realized by using a combination of these 
elements. The minimum feature size of 2 µm was chosen rather large for two reasons. It 
makes the design immune to sample inhomogeneities (e.g. small holes, cracks, and 
contaminations in the MoS2 film) and also allows for fast visual inspection of the 
lithographic structures with an optical microscope. 
Figure 2b shows the transfer characteristics of load and pull-down transistors, where 
the ~14 times higher current through the former demonstrates reliable controllability of 
the device characteristics by geometrical scaling. The output characteristic, depicted in 
Figure 2c, shows clear current saturation due to channel pinch-off at the drain. The voltage 
transfer characteristic of our inverters exhibit excellent performance for a wide supply 
voltage range between !!! = 2 and 7 V, with input and output logic levels being perfectly 
matched. Figure 2f (solid line) shows the results for !!! = 5 V, for which the voltage gain !! = −!!!"#/!!!" reaches values of !! ≈ 60 V/V. Although the voltage transfer curve 
shows some hysteresis (that mostly stems from trap charges in the gate oxide) the noise 
margin of the inverter (see shaded area in Figure 2f), !" ≈ 0.59 × (!!!/2), is sufficiently 
large for integration into multi-stage logic circuits. The NAND gates showed comparable 
performance. We estimate a static power consumption of !! = !!!(!!,! + !!,!)/2 ≈ 1.4 µW 
per logic gate, where !!,! and !!,! denote the currents at !!" = 0 and 5 V (see Figure 2e), 
respectively. The total power consumption of the circuit, consisting of 41 stages, is thus as 
low as ~60 µW. 
A microscope image of the microprocessor is shown in Figure 3a. The device is 
composed of 115 MoS2 transistors and measures – without bonding pads – 0.6 mm2 in size. 
Circuit schematics for a D-Latch and the ALU are shown in Figures 3b and 3c, 
respectively. The complete schematic is presented in the Supplementary Information. A 
D-Latch is a bi-stable circuit that can be used as 1-bit data storage element, triggered by a 
CLK signal. It forms the basic building block of all our data registers (IR, AC, and OR) and 
the PC. The ALU is a combinational logic circuit, entirely based on NANDs, that performs 
  
bitwise logic operations on 1-bit data. The additional input A/O signals the ALU which 
operation to perform. 
 
Figure 3| Device implementation using a 2D semiconductor. (a) Microscope image of the 
microprocessor. The two metal layers appear in different color and are connected with via-holes. 
All subunits were provided with metal pads for individual testing. Labeled pads were used to 
connect the device to the periphery (memory, CLK signal generation, power supply, output), the 
others were wire bonded together to realize the internal connections. Scale bar, 50 µm. Circuit 
schematics of (b) D-Latch and (c) ALU, with !/!-ratio in units of µm/µm for each transistor. IN, 
input; OUT, output. The complete microprocessor schematic is presented in the Supplementary 
Information. 
 
We first verified the functionality of the microprocessor by running the example 
program from above and measuring waveforms at different locations on the chip (see 
Methods for measurement details). As shown in Figure 4a, the device is indeed able to 
deliver the correct result, with excellent signal integrity and with rail-to-rail performance, 
proving the ability to cascade logic stages based on 2D semiconductors. To further 
demonstrate the operability of the device, we present in Figure 4b the results from a series 
of logical disjunction operations. The match of measured and expected outputs shows 
again correct operation. As shown in the Supplementary Information, the device proved to 
be functional at CLK frequencies of 50 Hz. This is by no means a limitation of the TMD 
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material itself, but is caused by the limitations of our measurement setup. Ultimately, the 
speed is limited by the current-driving capability of the pull-up transistor, which is 
operated in the sub-threshold regime (!!" = 0 < !!) and acts as current source with !! ≈ 0.55 µA. For a typical (external) capacitive load of !! ≈ 1–10 pF, we estimate a maximum 
operation frequency of !!"# ≈ !!/(2!!!!!!) ≈ 2–20 kHz. To increase !!"#, !! could be 
increased by employing depletion mode load FETs [20], by controlled chemical doping, or 
just by improving the carrier mobility of the 2D semiconductor. 
 
Figure 4| Device operation. (a) Waveforms measured on the chip when running the sample 
program, explained above. The CLK1, CLK2, and CKL3 signals were generated externally. Each 
instruction requires three CLK cycles, where 1/!!"# is the CLK frequency. CLK2 pulses were made 
sufficiently short to trigger the level-sensitive input of the PC; this could be avoided by using a 
more complex master-slave design. A0 is the address supplied by the PC. OP0, OP1, and D0 denote 
the signals from the memory, where the former two are the instruction and the latter is the data. A 
and B are the input signals to the ALU, and OUT is the output of the device. !!"# = 500 ms. (b) 
Results for a series of other calculations. In order to run the longer program, a 4-bit PC was 
implemented externally. The meaning of the curves is the same as in a, apart from A0 which 
schematically depicts here the 4-bit address signal (A0–A3). Again, the device is able to deliver the 
expected logic values, shown as numbers at the bottom. 
In summary, we have reported a first step towards the development of 
microprocessors based on 2D semiconductors. The major challenge that we faced during 
device fabrication is yield. Although the yield for subunits was high (e.g. ~80 % of ALUs 
were fully functional), the sheer complexity of the full system, together with the non-fault 
tolerant design, resulted in an overall yield of only a few percent. Imperfections of the 
MoS2 film, mainly caused by the transfer from the growth to the target substrate, were 
identified as main source for device failure. However, as no metal catalyst is required for 
the synthesis of TMD films [27–30], direct growth on the target substrate is a promising 
  
route to improve yield. Besides that, we do not see any roadblocks that could prevent the 
scaling of our 1-bit design to multi-bit data. Our work demonstrates that integrated 
circuits consisting of 2D materials are a promising emerging technology. 
METHODS 
Device fabrication started with patterning of the bottom metal (gate) layer by electron 
beam lithography (EBL) and evaporation of Ti/Au (5/25 nm). A 22-nm-thick Al2O3 gate 
oxide was then deposited using atomic layer deposition (ALD), followed by a second 
lithography step and wet chemical etching in potassium hydroxide (KOH) to define the 
via-holes that connect the bottom and top metal layers where necessary. Following the 
procedure described in Ref. [29], a large-area MoS2 film was grown by chemical vapor 
deposition on sapphire and then transferred onto the target wafer. The film is continuous 
over an area of ~50 mm2 with bilayer thickness and small multi-layer MoS2 islands and 
contaminations. The MoS2 film was characterized by atomic force microscopy and Raman 
spectroscopy (see Supplementary Information). In a third EBL step, rectangular MoS2 
channels were patterned and subsequently etched using Ar/SF6 plasma. Before lift-off, 
mild treatment of the sample in oxygen plasma was performed to remove the crust from 
the surface of the polymer mask. The top metal (drain/source contact) layer was then 
formed by another EBL process and subsequent Ti/Au (5/35 nm) deposition. The sample 
was finally annealed in vacuum at 400 K for several hours to remove adsorbants from the 
surface and reduce device hysteresis. For testing, we generated the CLK signals externally, 
using a digital I/O card in a computer. The same card was used for emulating the external 
memory. The device was supplied with !!! = 5 V, and waveforms were recorded with a 
Semiconductor Parameter Analyzer, connected to the probe tips of a wafer probe station. 
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Supplementary Figure 1. Circuit schematic of the microprocessor. 
  
 
Supplementary Figure 2. MoS2 film growth. (a) Schematic illustration of the growth setup. 
(b) AFM image of sapphire growth substrate. (c) The AFM image, taken close to the edges 
of the sample, shows triangular MoS2 monolayer growth (inset: microscope image of the 
discontinuous MoS2 film). (d) Towards the center of the sample, the triangles coalesce and 
form a continuous, polycrystalline film. (e) Raman measurements reveal that the MoS2 film 
in the center is a bilayer (!!! − !!! spacing: 21.2 cm-1). 
 
 
  
Supplementary Figure 3. Field-effect mobility (! ≈ 3 cm2/Vs), hysteresis, and threshold 
voltage (!! ≈ 0.65 V) of MoS2 FET. !! = 5 V. 
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Supplementary Note 1: Inverter input-output characteristic. For simple analytic modeling, 
we performed calculations based on long-channel FET theory. The pull-down FET is 
described by !!! = !![ !!" − !! !!"# − !!"#! /2] in the triode regime and !!! = !! !!" −!! !/2 in the saturation regime (red curves in Figure 2e). The load FET is operated in the 
sub-threshold regime (!!! = 0 < !!), and thus acts as a current source over a large drain 
voltage range, !!! = !![1 − exp (−!!!!)]  with !  being the reciprocal of the thermal 
potential (Sze, Physics of Semiconductor Devices). From the circuit schematic Figure 2d, it is 
apparent that !!! = !!! − !!"# , and thus !!! = !![1 − exp (!!!"# − !!!!)]  (blue 
symbols in Figure 2e). By equating both currents, !!! = !!!, we obtain a relation between !!"# and !!". The parameters !! and !! are taken from the experiment (Figure 2b). 
Supplementary Figure 4a shows the results for the asymmetric transistor design presented 
in the main manuscript (Figure 2a). If both transistors are implemented with same !/!-ratio, the switching threshold drops below 1 V (Supplementary Figure 4b), resulting in 
low noise margin (especially in the presence of additional hysteresis). 
 
Supplementary Figure 4. Transfer curves for (a) asymmetric and (b) symmetric design. 
 
 
Supplementary Figure 5. Device operation at 1/!!"# = 50 Hz. 
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